CMR357: VLSI and FPGA syllabus for Mechatronics 2021 regulation (Professional Elective-VII)

VLSI and FPGA detailed syllabus for Mechatronics Engineering (Mechatronics) for 2021 regulation curriculum has been taken from the Anna Universities official website and presented for the Mechatronics students. For course code, course name, number of credits for a course and other scheme related information, do visit full semester subjects post given below.

For Mechatronics Engineering 6th Sem scheme and its subjects, do visit Mechatronics 6th Sem 2021 regulation scheme. For Professional Elective-VII scheme and its subjects refer to Mechatronics Professional Elective-VII syllabus scheme. The detailed syllabus of vlsi and fpga is as follows.

Course Objectives:

Download the iStudy App for all syllabus and other updates.

Unit I

PROGRAMMABLE LOGIC DEVICES 9
Logic implementation options – Technology trends – Design with Field Programmable devices – ROM, PLA, PAL – CPLD – XC 9500 family – Erasable Programmable Logic Devices – MAX 5000, MAX 7000 families.

Unit II

FPGA AND FPAA 9
Programming Technology, Logic blocks, routing architectures of SRAM-Programmable FPGA Architectures – XC 2000, XC 3000, XC 4000 – Anti-fuse Programmed FPGAs – Routing Architecture of the Actel FPGAs – ProASIC plus – Design Applications – Current FPGA Technologies – FPAA architecture and its reconfiguration.

Unit III

Download the iStudy App for all syllabus and other updates.

Unit IV

ASYNCHRONOUS STATE MACHINE DESIGN 9
Features and need for Asynchronous FSMs – Lumped path delay models for asynchronous FSMs -Excitation table, state diagrams, K-maps, and state tables – Design of the basic cells by using the LPD model – design examples – Hazards in Asynchronous FSMs – One-hot design of asynchronous state machines – Design of fundamental mode FSMs by using PLDs.

Unit V

PULSE MODE APPROACH TO ASYNCHRONOUS FSM DESIGN 9
Pulse Mode Models and System Requirements – Choice of Memory Elements – Other Characteristics of Pulse Mode FSMs – Design Examples – Analysis of Pulse Mode FSMs – One-Hot Programmable Asynchronous Sequencers.

Course Outcomes:

Upon successful completion of the course, students should be able to:

1. Implement the digital designs with programmable logic devices
2. Analyze the architectural features of FPGA and FPAA
3. Make the system level designs using synchronous and asynchronous FSMs
4. Design the fundamental mode FSMs using PLDs
5. Apply pulse mode approach to FSM Design

Text Books:

Download the iStudy App for all syllabus and other updates.

Reference Books:

1. Roger Woods, John McAllister, Gaye Light body and Ying Yi, “FPGA-based implementation of Signal Processing Systems”, A John Wiley and Sons, Ltd., Publication, 2008.
2. John V. Oldfield, Richard C.Dorf, “Field Programmable Gate Arrays – Reconfigurable logic for rapid prototyping and implementation of digital systems”, John Wiley & Sons, Reprint, 2008.
3. P. K .Chan& S. Mourad, “Digital Design Using Field Programmable Gate Array”, Prentice Hall, 1994.
4. Thomas L. Floyd, “Electronic Devices”, Pearson Education Ltd., 8th Edition, 2008.

For detailed syllabus of all the other subjects of Mechatronics Engineering 6th Sem, visit Mechatronics 6th Sem subject syllabuses for 2021 regulation.

For all Mechatronics Engineering results, visit Anna University Mechatronics all semester results direct link.