3rd Sem, MED ELE

Analog and Digital Circuits Laboratory Med Ele 3rd Sem Syllabus for BE 2017 Regulation Anna Univ

Analog and Digital Circuits Laboratory detail syllabus for Medical Electronics (Med Ele), 2017 regulation is taken from Anna University official website and presented for students of Anna University. The details of the course are: course code (EC8361), Category (PC), Contact Periods/week (4), Teaching hours/week (0), Practical Hours/week (0). The total course credits are 4.

For all other med ele 3rd sem syllabus for be 2017 regulation anna univ you can visit Med Ele 3rd Sem syllabus for BE 2017 regulation Anna Univ Subjects. The detail syllabus for analog and digital circuits laboratory is as follows.”

Course Objective:

The student should be made to:

  • Study the Frequency response of CE,CB and CC Amplifier
  • Learn the frequency response of CS Amplifiers
  • Study the Transfer characteristics of differential amplifier
  • Perform experiment to obtain the bandwidth of single stage and multistage amplifiers
  • Perform SPICE simulation of Electronic Circuits
  • Design and implement the Combinational and sequential logic circuits

List of Analog Experiments:

  1. Design of Regulated Power supplies
  2. Frequency Response of CE, CB, CC and CS amplifiers
  3. Darlington Amplifier
  4. Differential Amplifiers – Transfer characteristics, CMRR Measurement
  5. Cascode and Cascade amplifiers
  6. Determination of bandwidth of single stage and multistage amplifiers
  7. Analysis of BJT with Fixed bias and Voltage divider bias using P-Spice
  8. Analysis of FET, MOSFET with fixed bias, self-bias and voltage divider bias using PSpice
  9. Analysis of Cascode and Cascade amplifiers using PSpice
  10. Analysis of Frequency Response of BJT and FET using PSpice

List of Digital Experiments

  1. Design and implementation of code converters using logic gates(i) BCD to excess-3 code and vice versa
    1. Binary to gray and vice-versa
  2. Design and implementation of 4 bit binary Adder/ Subtractor and BCD adder using IC 7483
  3. Design and implementation of Multiplexer and De-multiplexer using logic gates
  4. Design and implementation of encoder and decoder using logic gates
  5. Construction and verification of 4 bit ripple counter and Mod-10 / Mod-12 Ripple counters
  6. Design and implementation of 3-bit synchronous up/down counter

Course Outcome:

On completion of this laboratory course, the studentshould be able to:

  • Design and Test rectifiers, filters and regulated power supplies.
  • Design and Test BJT/JFET amplifiers.
  • Differentiate cascode and cascade amplifiers.
  • Analyze the limitation in bandwidth of single stage and multi stage amplifier
  • Measure CMRR in differential amplifier
  • Simulate and analyze amplifier circuits using PSpice.
  • Design and Test the digital logic circuits.

Lab Requirements for a Batch of 30 Students

(2 Students / Experiment:)

S.No Equipments for Analog Lab

  1. CRO/DSO (30MHz) – 15 Nos.
  2. Signal Generator /Function Generators (3 MHz) – 15 Nos
  3. Dual Regulated Power Supplies ( 0 – 30V) – 15 Nos.
  4. Standalone desktop PCs with SPICE software – 15 Nos.
  5. Transistor/FET (BJT-NPN-PNP and NMOS/PMOS) – 50 Nos
  6. Components and Accessories: Resistors, Capacitors, Inductors, diodes, Zener Diodes, Bread Boards, Transformers.
  7. SPICE Circuit Simulation Software: (any public domain or commercial software)

S.No Equipments for Digital Lab

  1. Dual power supply/ single mode power supply – 15 Nos
  2. IC Trainer Kit – 15 Nos
  3. Bread Boards – 15 Nos
  4. Seven segment display -15 Nos
  5. Multimeter – 15 Nos
  6. ICs each 50 Nos
  7. 7400/ 7402 / 7404 / 7486 / 7408 / 7432 / 7483 / 74150 /
    74151 / 74147 / 7445 / 7476/7491/ 555 / 7494 / 7447 / 74180 /
    7485 / 7473 / 74138 / 7411 / 7474

For detail syllabus of all other subjects of BE Med Ele, 2017 regulation do visit Med Ele 3rd Sem syllabus for 2017 Regulation.

Dont forget to download iStudy for latest syllabus and results, class timetable and more.

Leave a Reply

Your email address will not be published. Required fields are marked *

*