Anna University B.Tech ECE (R13) 6th Sem VLSI Design Laboratory Syllabus

VLSI Design Laboratory Syllabus for B.Tech 6th sem is covered here. This gives the details about credits, number of hours and other details along with reference books for the course.

The detailed syllabus for VLSI Design Laboratory B.Tech (R13) sixthsem is as follows

OBJECTIVES:

• To learn Hardware Descriptive Language(Verilog/VHDL)
• To learn the fundamental principles of VLSI circuit design in digital and analog domain
• To familiarise fusing of logical modules on FPGAs
• To provide hands on design experience with professional design (EDA) platforms.

LIST OF EXPERIMENTS FPGA BASED EXPERIMENTS.

• HDL based design entry and simulation of simple counters, state machines, adders (min 8 bit) and multipliers (4 bit min).
• Synthesis, P&R and post P&R simulation of the components simulated in (I) above. Critical paths and static timing analysis results to be identified. Identify and verify possible conditions under which the blocks will fail to work correctly.
• Hardware fusing and testing of each of the blocks simulated in (I). Use of either chipscope feature (Xilinx) or the signal tap feature (Altera) is a must. Invoke the PLL and demonstrate the use of the PLL module for clock generation in FPGAs.
  IC DESIGN EXPERIMENTS: (BASED ON CADENCE / MENTOR GRAPHICS / EQUIVALENT)
• Design and simulation of a simple 5 transistor differential amplifier. Measure gain, ICMR, and CMRR
• Layout generation, parasitic extraction and resimulation of the circuit designed in (I)
• Synthesis and Standard cell based design of an circuits simulated in 1(I) above. Identification of critical paths, power consumption.
• For expt (c) above, P&R, power and clock routing, and post P&R simulation.
• Analysis of results of static timing analysis.

Download iStudy Android App for complete Anna University syllabus, results, timetables and all other updates. There are no ads and no pdfs and will make your life way easier.

TOTAL: 45 PERIODS

OUTCOMES: At the end of the course, the student should be able to

• Write HDL code for basic as well as advanced digital integrated circuits.
• Import the logic modules into FPGA Boards.
• Synthesize, Place and Route the digital IPs.
• Design, Simulate and Extract the layouts of Analog IC Blocks using EDA tools.

LAB EQUIPMENT FOR A BATCH OF 30 STUDENSTS:

• Xilinx or Altera FPGA 10 nos Xilinx software Cadence/MAGMA/Tanner or equivalent software package 10 User License PCs 10 No.s

For all other B.Tech ECE 6th sem syllabus go to Anna University B.Tech ELECTRONICS AND COMMUNICATION ENGINEERING (ECE) 6th Sem Course Structure for (R13) Batch.All details and yearly new syllabus will be updated here time to time. Subscribe, like us on facebook and follow us on google plus for all updates.

Do share with friends and in case of questions please feel free drop a comment.