Low Power VLSI Design detailed syllabus for Electronics & Communication Engineering (ECE), R18 regulation has been taken from the JNTUHs official website and presented for the students of B.Tech Electronics & Communication Engineering branch affiliated to JNTUH course structure. For Course Code, Course Titles, Theory Lectures, Tutorial, Practical/Drawing, Credits, and other information do visit full semester subjects post given below. The syllabus PDF files can also be downloaded from the universities official website.
For all the other ECE 4th Year 2nd Sem Syllabus for B.Tech R18 Regulation JNTUH scheme, visit Electronics & Communication Engineering 4th Year 2nd Sem R18 Scheme.
For all the (Professional Elective-6) subjects refer to Professional Elective-6 Scheme. The detail syllabus for low power vlsi design is as follows.
Prerequisite:
VLSI Design
Course Objective:
For the complete syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdfs platform to make students’s lives easier.
.
Course Outcome:
Upon completing this course, the student will be able to
- Understand the need of Low power circuit design.
- Attain the knowledge of architectural approaches.
- Analyze and design Low-Voltage Low-Power combinational circuits.
- Known the design of Low-Voltage Low-Power Memories
Unit – I
Fundamentals: Need for Low Power Circuit Design, Sources of Power Dissipation – Switching Power Dissipation, Short Circuit Power Dissipation, Leakage Power Dissipation, Glitching Power Dissipation, Short Channel Effects -Drain Induced Barrier Lowering and Punch Through, Surface Scattering, Velocity Saturation, Impact Ionization, Hot Electron Effect.
Unit – II
For the complete syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdfs platform to make students’s lives easier.
.
Unit – III
Low-Voltage Low-Power Adders: Introduction, Standard Adder Cells, CMOS Adder�s Architectures – Ripple Carry Adders, Carry Look- Ahead Adders, Carry Select Adders, Carry Save Adders, Low-Voltage Low-Power Design Techniques -Trends of Technology and Power Supply Voltage, Low-Voltage Low-Power Logic Styles.
Unit – IV
Low-Voltage Low-Power Multipliers: Introduction, Overview of Multiplication, Types of Multiplier Architectures, Braun Multiplier, Baugh- Wooley Multiplier, Booth Multiplier, Introduction to Wallace Tree Multiplier.
Unit – V
For the complete syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdfs platform to make students’s lives easier.
.
Text Books:
- CMOS Digital Integrated Circuits – Analysis and Design – Sung-Mo Kang, Yusuf Leblebici, TMH, 2011.
- Low-Voltage, Low-Power VLSI Subsystems – Kiat-Seng Yeo, Kaushik Roy, TMH Professional Engineering.
Reference Books:
For the complete syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdfs platform to make students’s lives easier.
.
For detail syllabus of all other subjects of B.Tech Electronics & Communication Engineering 4th Year 2nd Sem , visit ECE 4th Year 2nd Sem syllabus subjects.
For B.Tech Electronics & Communication Engineering (ECE) 4th Year results, visit JNTUH B.Tech Electronics & Communication Engineering semester results direct link.