18NT731: Mosfets and Digital Circuits Nano Syllabus for BE 7th Sem 2018 Scheme VTU (Professional Elective-2)

Mosfets and Digital Circuits detailed Syllabus for Nano Technology (Nano), 2018 scheme has been taken from the VTUs official website and presented for the VTU students. For Course Code, Subject Names, Teaching Department, Paper Setting Board, Theory Lectures, Tutorial, Practical/Drawing, Duration in Hours, CIE Marks, Total Marks, Credits and other information, visit full semester subjects post given below. The Syllabus PDF files can also be downloaded from the official website of the university.

For all the other VTU Nano 7th Sem Syllabus for BE 2018 Scheme, visit Nano Technology 7th Sem 2018 Scheme.

For all the (Professional Elective-2) subjects refer to Professional Elective-2 Scheme. The detail syllabus for mosfets and digital circuits is as follows.

Course Learning Objectives:

For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdfs platform to make students’s lives easier.
.

Module-1

MOSFETs Field – Effect Transistors: Introduction, Construction and Characteristics of JFETs, Transfer Characteristics-Derivation, Applying Schokley’s Equation, Depletion Type. MOSFET: Basic Construction, Types of MOS, NMOS, PMOS, Basic Operation and Characteristics, VI Characteristics, Fabrication process of MOS transistors, N-well process, twin well process, SOI process. MOSFET models: Small signal model, introduction to second order effects: body effect, channel length modulation, sub threshold conduction.

Module-2

CMOS TECHNOLOGY CMOS inverters, voltage transfer characteristics, propagation delay, power dissipation equation, MOSFET scaling and its impact on current and power equation MOS capacitance, MOS modelling, Spice Models Realization of digital circuits using CMOS technology: NAND Gate, NOR Gate, CMOS transmission gates, Multiplexer, 2:1, 4:1, XOR gate, XNOR gate, Complex logic circuits, AOI gate, OAI gate.

Module-3

Module-4

REGISTERS AND COUNTERS Registers: Introduction, Registers: Four Bit Latch, Shift Register, Serial In Serial Out Shift Register: Left-Shift Serial-In Serial-Out Register with D Flip-Flop, Serial-In Parallel-Out Shift Register, Parallel-In Serial-Out Shift Register: PISO Left-Shift Register, Ring Counter, Johnson Counter. Counters: Introduction, Synchronous Counter, Modulus-4 Synchronus Up Counter, Modulus-4 Synchronus Down Counter, Modulus-4 Synchronus Up/Down Counter, Modulus-8 Synchronus Up Counter, Modulus-8 Synchronus Down Counter, Modulus-8 Synchronus Up/ Down Counter.

Module-5

FINITE STATE MACHINES Introduction, Mealy machine, Moore machines, sequence detector, examples of sequence detector of 4 bit sequence, representing counters using FSM diagrams.

Course Outcomes:

Question Paper Pattern:

The question paper will have ten full questions carrying equal marks. Each full question consisting of 16 marks.
There will be two full questions (with a maximum of four sub questions) from each module.
Each full question will have sub question covering all the topics under a module.

Text Books:

Digital Circuits and Design D. P. Kothari, J. S Dhillon Pearson First Edition, 2016
MOSFETs and Digital Circuits Naveen Kumar J. R., Prasad Puthiyillam LAP-Lambert Academic Publishers, ISBN: 978-613- 9-97275-3 First Edition, 2018

Reference Books:

For the detail Syllabus of all other subjects of BE (Nano) 7th Sem, visit Nano Technology 7th Sem Subjects.

For all (CBSE & Non-CBSC) BE/B.Tech results, visit VTU BE/B.Tech all semester results.

InI KA