5th Sem, ETE

ECC501: Microprocessor & Peripherals Interfacing Syllabus for EC 5th Sem 2018 Pattern Mumbai University

Microprocessor & Peripherals Interfacing detailed syllabus scheme for Electronics & Telecommunication Engineering (EC), 2018 regulation has been taken from the University of Mumbai official website and presented for the Bachelor of Engineering students. For Course Code, Course Title, Test 1, Test 2, Avg, End Sem Exam, Team Work, Practical, Oral, Total, and other information, do visit full semester subjects post given below.

For all other Mumbai University Electronics & Telecommunication Engineering 5th Sem Syllabus 2018 Pattern, do visit EC 5th Sem 2018 Pattern Scheme. The detailed syllabus scheme for microprocessor & peripherals interfacing is as follows.

Microprocessor & Peripherals Interfacing Syllabus for Electronics & Telecommunication Engineering TE 5th Sem 2018 Pattern Mumbai University

Microprocessor & Peripherals Interfacing

Course Objectives:

For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
Get it on Google Play.

Course Outcomes:

After successful completion of the course student will be able to

  • Understand the basic concepts of microcomputer systems.
  • Understand the architecture and software aspects of microprocessor 8086.
  • Write Assembly language program in 8086.
  • Know the Co-processor configurations.
  • Interface peripherals for 8086.
  • Design elementary aspect of microprocessor based system.

Module 1

Introduction to Microcomputer System 06

  1. Block diagram of microprocessor based system: CPU, I/O Devices, Clock, Memory, Concept of Address, Data and Control Bus and Tristate logic.
  2. Need of Assembly Language and its Comparison with higher level languages
  3. Need of Assembler and Compiler and their comparison.

Module 2

Architecture of 8086 Microprocessor 06

  1. 8086 Architecture and organization, pin configuration.
  2. Minimum and Maximum modes of 8086.
  3. Read and Write bus cycle of 8086.

Module 3

For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
Get it on Google Play.

Module 4

Peripherals interfacing with 8086 and applications. 10

  1. 8086-Interrupt structure.
  2. Programmable peripheral Interface 8255.
  3. Programmable interval Timer 8254.
  4. Elementary features of 8259A and 8257 and interface.
  5. Interfacing 8255, 8254 with 8086 and their applications

Module 5

ADC, DAC interfacing with 8086 and its application 08

  1. Analog to Digital Converter (ADC) 0809
  2. Digital to Analog Converter (DAC) 0808
  3. Interfacing ADC 0809, DAC 0808 with 8086 and their applications.
  4. 8086 based data Acquisition system.

Module 6

8086 Microprocessor interfacing 08

  1. 8087 Math co-processor, its data types and interfacing with 8086.
  2. Memory interfacing with 8086 microprocessor

Text Books:

For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
Get it on Google Play.

Reference Books:

  1. Peter Abel: IBM PC ASSEMBLY LANGUAGE & PROGRAMMING, Phi Learning.
  2. A. K. Ray and K. M. Burchandi: Advanced Microprocessor and Peripherals, Architecture Programming and Interfacing, Tata McGrawHill, 3rd Edition
  3. Don Anderson, Tom Shanley: Pentium Processor System Architecture, MindShare Inc., 2nd Edition
  4. National Semiconductor: Data Acquisition Linear Devices Data Book
  5. Intel Peripheral Devices: Data Book.
  6. The Intel 8086 family user manual.

Internal Assessment:

Assessment consists of two class tests of 20 marks each. The first class test is to be conducted when approximately 40% syllabus is completed and second class test when additional 40% syllabus is completed. The average marks of both the test will be considered for final Internal Assessment. Duration of each test shall be of one hour.

End Semester Examination:

  1. Question paper will comprise of 6 questions, each carrying 20 marks.
  2. The students need to solve total 4 questions.
  3. Question No.1 will be compulsory and based on entire syllabus.
  4. Remaining question (Q.2 to Q.6) will be selected from all the modules.

For detail syllabus of all other subjects of Electronics & Telecommunication Engineering (EC) 5th Sem 2018 regulation, visit EC 5th Sem Subjects syllabus for 2018 regulation.

Leave a Reply

Your email address will not be published. Required fields are marked *

*

This site uses Akismet to reduce spam. Learn how your comment data is processed.