3rd Sem, Computer Engg

CSL301: Digital System Lab Syllabus for CS 3rd Sem 2017 Pattern Mumbai University

Digital System Lab detailed syllabus scheme for Computer Engineering (CS), 2017 regulation has been taken from the University of Mumbai official website and presented for the Bachelor of Engineering students. For Course Code, Course Title, Test 1, Test 2, Avg, End Sem Exam, Team Work, Practical, Oral, Total, and other information, do visit full semester subjects post given below.

For all other Mumbai University Computer Engineering 3rd Sem Syllabus 2017 Pattern, do visit CS 3rd Sem 2017 Pattern Scheme. The detailed syllabus scheme for digital system lab is as follows.

Digital System Lab Syllabus for Computer Engineering SE 3rd Sem 2017 Pattern Mumbai University

Digital System Lab

Lab Outcome:

For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
Get it on Google Play.

Suggested List of Experiments:

  1. To study and verify the truth table of various logic gates using ICs and realize Boolean expressions using gates
  2. To realize basic gates using universal gates
  3. To realize binary to gray code and gray code to binary converter.
  4. To realize parity generator and detector.
  5. To realize arithmetic circuits
    1. Half adder
    2. Full adder
    3. Half subtractor
    4. Full subtractor
  6. To realize 2 bit magnitude comparator.
  7. To Study multiplexer IC and realization of full adder using multiplexer IC
  8. To Study decoder IC and realization of combinational logic using decoder IC
  9. Study of flip-flops using ICs
  10. To realize asynchronous 3 bit up counter.
  11. To realize shift registers using flip flops
  12. To realize basic gates using VHDL
  13. To realize 4:1 multiplexer using VHDL
  14. To realize 4 bit counter using VHDL

Term Work: Laboratory work will be based on above syllabus with minimum 10 experiments to be incorporated. Oral & Practical exam will be based on the above and CSC302: Digital Logic Design and Analysis syllabus.

For detail syllabus of all other subjects of Computer Engineering (CS) 3rd Sem 2017 regulation, visit CS 3rd Sem Subjects syllabus for 2017 regulation.

Leave a Reply

Your email address will not be published. Required fields are marked *

*