Low Power VLSI Design Detailed Syllabus for Embedded Systems & VLSI Design/VLSI and Embedded Systems/ Electronics Design Technology M.Tech first year second sem is covered here. This gives the details about credits, number of hours and other details along with reference books for the course.
The detailed syllabus for Low Power VLSI Design M.Tech 2017-2018 (R17) first year second sem is as follows.
M.Tech. I Year II Sem.
UNIT – I : Fundamentals: Need for Low Power Circuit Design, Sources of Power Dissipation – Switching Power Dissipation, Short Circuit Power Dissipation, Leakage Power Dissipation, Glitching Power Dissipation, Short Channel Effects –Drain Induced Barrier Lowering and Punch Through, Surface Scattering, Velocity Saturation, Impact Ionization, Hot Electron Effect.
UNIT – II : Low-Power Design Approaches: Low-Power Design through Voltage Scaling: VTCMOS circuits, MTCMOS circuits, Architectural Level Approach –Pipelining and Parallel Processing Approaches. Switched Capacitance Minimization Approaches: System Level Measures, Circuit Level Measures, Mask level Measures.
UNIT – III : Low-Voltage Low-Power Adders: Introduction, Standard Adder Cells, CMOS Adder’s Architectures – Ripple Carry Adders, Carry Look-Ahead Adders, Carry Select Adders, Carry Save Adders, LowVoltage Low-Power Design Techniques –Trends of Technology and Power Supply Voltage, LowVoltage Low-Power Logic Styles.
UNIT – IV : Low-Voltage Low-Power Multipliers: Introduction, Overview of Multiplication, Types of Multiplier Architectures, Braun Multiplier, Baugh-Wooley Multiplier, Booth Multiplier, Introduction to Wallace Tree Multiplier.
UNIT – V : Low-Voltage Low-Power Memories: Basics of ROM, Low-Power ROM Technology, Future Trend and Development of ROMs, Basics of SRAM, Memory Cell, Precharge and Equalization Circuit, LowPower SRAM Technologies, Basics of DRAM, Self-Refresh Circuit, Future Trend and Development of DRAM.
TEXT BOOKS:
- Sung-Mo Kang, Yusuf Leblebici, “CMOS Digital Integrated Circuits – Analysis and Design”, TMH, 2011.
- Kiat-Seng Yeo, Kaushik Roy, “Low-Voltage, Low-Power VLSI Subsystems”, TMH Professional Engineering.
REFERENCE BOOKS:
- Ming-BO Lin, “Introduction to VLSI Systems: A Logic, Circuit and System Perspective”, CRC Press
- Anantha Chandrakasan, “Low Power CMOS Design”, IEEE Press, /Wiley International, 1998.
- Kaushik Roy, Sharat C. Prasad, “Low Power CMOS VLSI Circuit Design”, John Wiley, & Sons, 2000.
- Gary K. Yeap, “Practical Low Power Digital VLSI Design”, Kluwer Academic Press, 2002.
- Bellamour, M. I. Elamasri, “Low Power CMOS VLSI Circuit Design”, A Kluwer Academic Press.
- Siva G. Narendran, Anatha Chandrakasan, “Leakage in Nanometer CMOS Technologies”, Springer, 2005.
For all other M.Tech 1st Year 2nd Sem syllabus go to JNTUH M.Tech Embedded Systems & VLSI Design/VLSI and Embedded Systems/ Electronics Design Technology 1st Year 2nd Sem Course Structure for (R17) Batch.
All details and yearly new syllabus will be updated here time to time. Subscribe, like us on facebook and follow us on google plus for all updates.
Do share with friends and in case of questions please feel free drop a comment.