JNTUH B.Tech 2016-2017 (R16) Detailed Syllabus Digital system Design

Digital system Design Detailed Syllabus for B.Tech third year second sem is covered here. This gives the details about credits, number of hours and other details along with reference books for the course.

The detailed syllabus for Digital system Design B.Tech 2016-2017 (R16) third year second sem is as follows.

B.Tech. III Year II Sem.              L/T/P/C
Course Code:EC614PE                4/0/0/4

Course Objectives:

• To provide extended knowledge of digital logic circuits in the form of state model approach.
• To provide an overview of system design approach using programmable logic devices.
• To provide and understand of fault models and test methods.

Course Outcomes:

• To understands the minimization of Finite state machine.
• To exposes the design approaches using ROM’s, PAL’s and PLA’s.
• To provide in depth understanding of Fault models.
• To understands test pattern generation techniques for fault detection.
• To design fault diagnosis in sequential circuits.

UNIT – I: Minimization and Transformation of Sequential Machines: The Finite State Model – Capabilities and limitations of FSM – State equivalence and machine minimization – Simplification of incompletely specified machines. Fundamental mode model – Flow table – State reduction – Minimal closed covers – Races, Cycles and Hazards.

UNIT – II: Digital Design: Digital Design Using ROMs, PALs and PLAs , BCD Adder, 32 – bit adder, State graphs for control circuits, Scoreboard and Controller, A shift and add multiplier, Array multiplier, Keypad Scanner, Binary divider.

UNIT – III: SM Charts: State machine charts, Derivation of SM Charts, Realization of SM Chart, Implementation of Binary Multiplier, dice game controller.

Download iStudy Android App for complete JNTUH syllabus, results, timetables and all other updates. There are no ads and no pdfs and will make your life way easier.

TEXT BOOKS:

• Fundamentals of Logic Design – Charles H. Roth, 5th ed., Cengage Learning.
• Digital Systems Testing and Testable Design – Miron Abramovici, Melvin A. Breuer and Arthur D. Friedman- John Wiley & Sons Inc.

REFERENCE BOOKS:

• Switching and Finite Automata Theory – Z. Kohavi , 2nd ed., 2001, McGraw Hill
• Digital Design – Morris Mano, M.D.Ciletti, 4th Edition, Pearson

For all other B.Tech 3rd Year 2nd Sem syllabus go to JNTUH B.Tech Electronics and Communication Engineering 3rd Year 2nd Sem Course Structure for (R16) Batch.

All details and yearly new syllabus will be updated here time to time. Subscribe, like us on facebook and follow us on google plus for all updates.

Do share with friends and in case of questions please feel free drop a comment.