3rd Sem, Mechatronics

Analog and Digital Electronics Lab Mechatronics 3rd Sem Syllabus for VTU BE 2017 Scheme

Analog and Digital Electronics Lab detail syllabus for Mechatronics (Mechatronics), 2017 scheme is taken from VTU official website and presented for VTU students. The course code (17MTL38), and for exam duration, Teaching Hr/week, Practical Hr/week, Total Marks, internal marks, theory marks, duration and credits do visit complete sem subjects post given below.

For all other mechatronics 3rd sem syllabus for be 2017 scheme vtu you can visit Mechatronics 3rd Sem syllabus for BE 2017 Scheme VTU Subjects. The detail syllabus for analog and digital electronics lab is as follows.

Course Objectives:

Students will able to

  1. Is to understand the characteristics and working of analog and digital components.
  2. Is to design and develop analog and digital applications

Part – A:

For complete syllabus and results, class timetable and more pls download iStudy. Its a light weight, easy to use, no images, no pdfs platform to make students life easier.

Part – B:

  1. Simplification and realization of Boolean expression using logic gates/ universal gates.
  2. Half adder and Full Adder using logic gates.
  3. Decoder and Encoders
  4. Multiplexers and demultiplexers.
  5. Realization of counters.

Course Outcomes:

By the end of the course the student will be able to:

  • Analyze the Importance & Applications of Diode as Rectifiers, Filters, Zener Diode Regulators, Switching Circuits &Filters.
  • Design and Develop Analog and Digital Circuits.
  • Understand, Design and Develop counters, Registers for memory applications.
  • One Model from Part.A 40 Marks
    One Model from Part.B 40 Marks
    Viva Voce 20 Marks
    Total 100 Marks

For detail syllabus of all other subjects of BE Mechatronics, 2017 scheme do visit Mechatronics 3rd Sem syllabus for 2017 scheme.

Dont forget to download iStudy for latest syllabus and results, class timetable and more.

Leave a Reply

Your email address will not be published. Required fields are marked *

*