Digital System Design detailed syllabus scheme for Electronics & Telecommunication Engineering (ET), 2019-20 onwards has been taken from the DBATU official website and presented for the Bachelor of Technology students. For Subject Code, Course Title, Lecutres, Tutorials, Practice, Credits, and other information, do visit full semester subjects post given below.
For 6th Sem Scheme of Electronics & Telecommunication Engineering (ET), 2019-20 Onwards, do visit ET 6th Sem Scheme, 2019-20 Onwards. For the Open Elective-I Labs scheme of 6th Sem 2019-20 onwards, refer to ET 6th Sem Open Elective-I Labs Scheme 2019-20 Onwards. The detail syllabus for digital system design is as follows.
Digital System Design Syllabus for Electronics & Telecommunication Engineering (ET) 3rd Year 6th Sem 2019-20 DBATU
Course Objectives:
For the complete syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
.
Course Outcomes:
At the end of this course students will demonstrate the ability to
- Design and analyze combinational logic circuits
- Design & analyze modular combinational circuits with MUX/DEMUX, Decoder, Encoder
- Design & analyze synchronous sequential logic circuits
- Use HDL & appropriate EDA tools for digital logic design and simulation.
UNIT – 1
Logic Simplification and Combinational Logic Design Review of Boolean algebra and De Morgans Theorem, SOP & POS forms, Canonical forms, Karnaugh maps up to 6 variables, Binary codes, Code Conversion.
UNIT – 2
For the complete syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier..
UNIT – 3
Sequential Logic Design Building blocks like S-R, JK and Master-Slave JK FF, Edge triggered FF, Ripple and Synchronous counters, Shift registers, Finite state machines, Design of synchronous FSM, Algorithmic State Machines charts. Designing synchronous circuits like Pulse train generator, Pseudo Random Binary Sequence generator, Clock generation
UNIT – 4
Logic Families and Semiconductor Memories TTL NAND gate, Specifications, Noise margin, Propagation delay, fan-in, fan-out, Tristate TTL, ECL, CMOS families and their interfacing.
UNIT – 5
For the complete syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier..
UNIT – 6
VLSI Design flow Design entry: Schematic, FSM & HDL, different modeling styles in VHDL, Data types and objects, Dataflow, Behavioral and Structural Modeling, Synthesis and Simulation VHDL constructs and codes for combinational and sequential circuits.
Text Books:
- R.P. Jain, Modern digital Electronics, Tata McGraw Hill, 4th edition, 2009.
- Douglas Perry, VHDL, Tata McGraw Hill, 4th edition, 2002.
- W.H. Gothmann, Digital Electronics- An introduction to theory and practice, PHI, 2nd edition, 2006.
- D.V. Hall, Digital Circuits and Systems , Tata McGraw Hill, 1989
- Charles Roth, Digital System Design using VHDL, Tata McGraw Hill 2nd edition 2012.
For detail syllabus of all subjects of Electronics & Telecommunication Engineering (ET) 6th Sem 2019-20 onwards, visit ET 6th Sem Subjects of 2019-20 Onwards.