ISC304: Digital Electronics Syllabus for IS 3rd Sem 2017 Pattern Mumbai University

Digital Electronics detailed syllabus scheme for Instrumentation Engineering (IS), 2017 regulation has been taken from the University of Mumbai official website and presented for the Bachelor of Engineering students. For Course Code, Course Title, Test 1, Test 2, Avg, End Sem Exam, Team Work, Practical, Oral, Total, and other information, do visit full semester subjects post given below.

For all other Mumbai University Instrumentation Engineering 3rd Sem Syllabus 2017 Pattern, do visit IS 3rd Sem 2017 Pattern Scheme. The detailed syllabus scheme for digital electronics is as follows.

Digital Electronics Syllabus for Instrumentation Engineering SE 3rd Sem 2017 Pattern Mumbai University

Course Objectives:

For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
.

Course Outcomes:

Students will be able to-

1. Represent numerical values in various number systems and perform number conversions between different number systems.
2. Explain operation of logic gates using IEEE/ANSI standard symbols. Analyze and design, digital combinational circuits.
3. Analyze and design, sequential logic circuits.
4. Analyze and design, asynchronous sequential logic circuits.
5. Explain nomenclature and technology in memory devices.
6. Analyze logic families and their application to design the digital system.

Prerequisites:

Knowledge of number systems and boolean logic

Module 1

NUMBER SYSTEMS: Binary, Octal, Decimal, Hexadecimal-Number base conversions, complements, signed Binary numbers. Binary Arithmetic- Binary codes: Weighted, BCD, 8421, Gray code, Excess 3 code, ASCII, Error detecting code, code conversion from one code to another Boolean laws,De-Morgans Theorem, Principle of Duality, Boolean expression, Boolean function, Minimization of Boolean expressions, Sum of Products (SOP), Product of Sums (POS), Minterm, Maxterm, Karnaugh map Minimization, Dont care conditions. 08 CO1

Module 2

For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
.

Module 3

SEQUENTIAL LOGIC CIRCUITS Flip flops- SR, D and Master slave JK, T, Characteristic table and equation, Edge triggering, Level Triggering, Realization of one flip flop using other flip flops, Asynchronous / Ripple counters, Synchronous counters, Modulo n counter, shift registers, Universal shift register and its applications, Serial to parallel and parallel to serial converter. 12 CO3

Module 4

ASYNCHRONOUS SEQUENTIAL CIRCUITS Design of fundamental mode and pulse mode circuits -primitive state / flow table, Minimization of primitive state table, state assignment, Excitation table, Excitation map, cycles, Races, Hazards: Static -Dynamic, Hazards elimination. 04 CO4

Module 5

MEMORY AND PROGRAMMABLE LOGIC DEVICES Classification of memories, RAM organization, Read/Write operation, Memory cycle, Timing waveforms, Memory decoding, memory expansion, Static RAM Cell, Bipolar RAM cell, MOSFET RAM cell, Dynamic RAM cell, ROM organization, PROM / EPROM / EEPROM / EAPROM Programmable Logic Devices -Programmable Logic Array (PLA), Programmable Array Logic (PAL), Introduction to Complex Programmable Logic Device (CPLD), Field Programmable Gate Arrays (FPGA). Introduction to state machine. 08 CO5

Module 6

For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
.

Internal Assessment:

Internal Assessment consists of two tests out of which, one should be compulsory class test (on minimum 02 Modules) and the other is either a class test or assignment on live problems or course project.

Theory Examination:

1. Question paper will comprise of 6 questions, each carrying 20 Marks.
2. Total 4 questions need to be solved.
3. Question No. 1 will be compulsory and based on entire syllabus wherein sub questions of 4 to 5 marks will be asked.
4. Remaining questions will be mixed in nature.
5. In question paper weightage of each module will be proportional to number of respective lecture hours as mentioned in the syllabus.

Text Books:

1. M. Morris Mano, Digital Design, 3.ed., Prentice Hall of India Pvt. Ltd., New Delhi, 2003/Pearson Education (Singapore) Pvt. Ltd., New Delhi, 2003
2. John .M Yarbrough, Digital Logic Applications and Design, Thomson- Vikas publishing house, New Delhi, 2002.

Reference Books:

For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
.

For detail syllabus of all other subjects of Instrumentation Engineering (IS) 3rd Sem 2017 regulation, visit IS 3rd Sem Subjects syllabus for 2017 regulation.