Digital System Design Laboratory detailed syllabus scheme for Electronics Engineering (EL), 2016 regulation has been taken from the University of Mumbai official website and presented for the Bachelor of Engineering students. For Course Code, Course Title, Test 1, Test 2, Avg, End Sem Exam, Team Work, Practical, Oral, Total, and other information, do visit full semester subjects post given below.
For all other Mumbai University Electronics Engineering 4th Sem Syllabus 2016 Pattern, do visit EL 4th Sem 2016 Pattern Scheme. The detailed syllabus scheme for digital system design laboratory is as follows.
Digital System Design Laboratory Syllabus for Electronics Engineering SE 4th Sem 2016 Pattern Mumbai University
Term Work:
For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
.
Suggested List of Experiments
However Instructor is free to design own experiments as per the guidelines Experiments based on Hardware:
- Implementation of Counter using IC 7490, IC 7493
- Implementation of Synchronous Counter using MSI counter ICs
- Implementation of Universal Shift Register using IC 74194
- Design and implement Moore Machine
- Design and implement Mealy Machine
- Serial Adder using a Melay/Moore Machine.
- Design Sequence Detector using FF
Suggested experiments based on software:
- Implement basic digital logic gates and simulate with HDL.
- Implement basic Flip Flops and simulate with HDL.
- Design and implement full adder logic with HDL and simulate the same.
- Design and implement multiplexer with HDL and simulate the same.
- Design and implement multiplexer with HDL and simulate the same.
- Design and implement decoder (74138) with HDL and simulate the same.
- Design and implement 4-bit counter with HDL and simulate the same.
- Design and implement shift register with HDL and simulate the same.
- Design and simulate the Finite State Machine (FSM) design by HDL.
- Design and simulate the ALU design by HDL.
Additional suggested experiments (optional) Implementation of any of above using CPLD/FPGA
For detail syllabus of all other subjects of Electronics Engineering (EL) 4th Sem 2016 regulation, visit EL 4th Sem Subjects syllabus for 2016 regulation.