{"id":9010,"date":"2018-08-25T13:55:09","date_gmt":"2018-08-25T13:55:09","guid":{"rendered":"https:\/\/www.inspirenignite.com\/jntuh\/?p=9010"},"modified":"2026-05-24T10:58:03","modified_gmt":"2026-05-24T05:28:03","slug":"jntuh-m-tech-2017-2018-r17-detailed-syllabus-digital-ic-design-lab","status":"publish","type":"post","link":"https:\/\/www.inspirenignite.com\/jntuh\/jntuh-m-tech-2017-2018-r17-detailed-syllabus-digital-ic-design-lab\/","title":{"rendered":"JNTUH M.Tech 2017-2018 (R17) Detailed Syllabus Digital IC Design Lab"},"content":{"rendered":"Digital IC Design Lab Detailed Syllabus for VLSI\/ VLSI Design\/VLSI System Design M.Tech first year first sem is covered here. This gives the details about credits, number of hours and other details along with reference books for the course.\r\n\r\nThe detailed syllabus for Digital IC Design Lab M.Tech 2017-2018 (R17) first year first sem is as follows.\r\n\r\nM.Tech. I Year I Sem.\r\n\r\nPart \u2013I<\/strong>\r\nProgramming can be done using any complier. Down load the programs on FPGA\/CPLD boards and performance testing may be done using pattern generator (32 channels) and logic analyzer apart from verification by simulation with any of the front end tools.\r\n
    \r\n \t
  1. HDL code to realize all the logic gates<\/li>\r\n \t
  2. Design and Simulation of adder, Serial Binary Adder, Multi Precession Adder, Carry<\/li>\r\n \t
  3. Look Ahead Adder.<\/li>\r\n \t
  4. Design of 2-to-4 decoder<\/li>\r\n \t
  5. Design of 8-to-3 encoder (without and with parity)<\/li>\r\n \t
  6. Design of 8-to-1 multiplexer<\/li>\r\n \t
  7. Design of 4 bit binary to gray converter<\/li>\r\n \t
  8. Design of Multiplexer\/ Demultiplexer, comparator<\/li>\r\n \t
  9. Design of Full adder using 3 modeling styles<\/li>\r\n \t
  10. Design of flip flops: SR, D, JK, T<\/li>\r\n \t
  11. Design of 4-bit binary, BCD counters ( synchronous\/ asynchronous reset) or any sequence counter<\/li>\r\n \t
  12. Design of a N- bit Register of Serial- in Serial \u2013out, Serial in parallel out, Parallel in<\/li>\r\n \t
  13. Serial out and Parallel in Parallel Out.<\/li>\r\n \t
  14. Design of Sequence Detector (Finite State Machine- Mealy and Moore Machines).<\/li>\r\n \t
  15. Design of 4- Bit Multiplier, Divider.<\/li>\r\n \t
  16. Design of ALU to Perform \u2013 ADD, SUB, AND-OR, 1\u2019s and 2\u2019s Compliment,<\/li>\r\n \t
  17. Multiplication, and Division.<\/li>\r\n \t
  18. Design of Finite State Machine.<\/li>\r\n \t
  19. Implementing the above designs on Xilinx\/Altera\/Cypress\/equivalent based FPGA\/CPLD kits<\/li>\r\n<\/ol>\r\nPart \u2013II<\/strong>\r\n
      \r\n \t
    1. Static and Dynamic Characteristics of CMOS Inverter<\/li>\r\n \t
    2. Implementation of EX-OR gate using complementary CMOS, Psedo-NMOS, Dynamic and domino logic style<\/li>\r\n \t
    3. Implementation of Full Adder using Transmission Gates<\/li>\r\n<\/ol>\r\nFor all other M.Tech 1st Year 1st Sem syllabus go to JNTUH M.Tech VLSI\/ VLSI Design\/VLSI System Design 1st Year 1st Sem Course Structure for (R17) Batch.<\/a>\r\n\r\nAll details and yearly new syllabus will be updated here time to time. Subscribe, like us on facebook and follow us on google plus for all updates.\r\n\r\nDo share with friends and in case of questions please feel free drop a comment.\n\n

      Download iStudy App (Android & iOS)<\/h2>\n
      \n

      Get instant JNTUH updates, timetables, results, and notices on mobile.<\/p>\n

      \n
      \"Get\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0\u00a0\"Android<\/div>\n
      \u00a0<\/div>\n
      Android App<\/a><\/div>\n
      \u00a0<\/div>\n
      \"Download\u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0 \u00a0\u00a0\"iOS<\/div>\n
      \u00a0<\/div>\n
      iOS App <\/a><\/div>\n<\/div>\n<\/div>\n\n\n

      <\/p>\n","protected":false},"excerpt":{"rendered":"

      Digital IC Design Lab Detailed Syllabus for VLSI\/ VLSI Design\/VLSI System Design M.Tech first year first sem is covered here. This gives the details about credits, number of hours and […]<\/p>\n","protected":false},"author":2259,"featured_media":0,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_bbp_topic_count":0,"_bbp_reply_count":0,"_bbp_total_topic_count":0,"_bbp_total_reply_count":0,"_bbp_voice_count":0,"_bbp_anonymous_reply_count":0,"_bbp_topic_count_hidden":0,"_bbp_reply_count_hidden":0,"_bbp_forum_subforum_count":0,"footnotes":""},"categories":[62,73],"tags":[],"class_list":["post-9010","post","type-post","status-publish","format-standard","hentry","category-syllabus","category-m-tech"],"_links":{"self":[{"href":"https:\/\/www.inspirenignite.com\/jntuh\/wp-json\/wp\/v2\/posts\/9010","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.inspirenignite.com\/jntuh\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.inspirenignite.com\/jntuh\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.inspirenignite.com\/jntuh\/wp-json\/wp\/v2\/users\/2259"}],"replies":[{"embeddable":true,"href":"https:\/\/www.inspirenignite.com\/jntuh\/wp-json\/wp\/v2\/comments?post=9010"}],"version-history":[{"count":4,"href":"https:\/\/www.inspirenignite.com\/jntuh\/wp-json\/wp\/v2\/posts\/9010\/revisions"}],"predecessor-version":[{"id":40632,"href":"https:\/\/www.inspirenignite.com\/jntuh\/wp-json\/wp\/v2\/posts\/9010\/revisions\/40632"}],"wp:attachment":[{"href":"https:\/\/www.inspirenignite.com\/jntuh\/wp-json\/wp\/v2\/media?parent=9010"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.inspirenignite.com\/jntuh\/wp-json\/wp\/v2\/categories?post=9010"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.inspirenignite.com\/jntuh\/wp-json\/wp\/v2\/tags?post=9010"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}