{"id":13045,"date":"2018-09-25T13:47:09","date_gmt":"2018-09-25T13:47:09","guid":{"rendered":"https:\/\/www.inspirenignite.com\/jntuh\/?p=13045"},"modified":"2026-05-24T10:23:51","modified_gmt":"2026-05-24T04:53:51","slug":"jntuh-m-tech-2017-2018-r17-detailed-syllabus-verilog-hardware-description-language","status":"publish","type":"post","link":"https:\/\/www.inspirenignite.com\/jntuh\/jntuh-m-tech-2017-2018-r17-detailed-syllabus-verilog-hardware-description-language\/","title":{"rendered":"JNTUH M.Tech 2017-2018 (R17) Detailed Syllabus Verilog Hardware Description Language"},"content":{"rendered":"Verilog Hardware Description Language Detailed Syllabus for VLSI\/ VLSI Design\/VLSI System Design M.Tech first year second sem is covered here. This gives the details about credits, number of hours and other details along with reference books for the course.\r\n\r\nThe detailed syllabus for Verilog Hardware Description Language M.Tech 2017-2018 (R17) first year second sem is as follows.\r\n\r\nM.Tech. I Year II Sem.\r\n\r\nUNIT – I : Introduction to Verilog HDL:<\/strong> Verilog as HDL, Levels of Design Description, Concurrency, Simulation and Synthesis, Function Verification, Systems tasks, programming language interface, Module, Simulation and Synthesis tools. Language Constructs and Conventions: Introduction, Keywords, Identifiers, White Space Characters, Comments, Numbers, Strings, Logic values, Strengths, Data types, Scalars and Vectors, Parameters, Operators.\r\n\r\nUNIT – II : Gate Level Modeling:<\/strong> Introduction, AND Gate Primitive, Module, Structure, Other Gate Primitives, Illustrative Examples, Tristate Gates, Array of Instances of Primitives, Design of Flip \u2013 Flops with Gate Primitives, Delays, Strengths and Construction Resolution, Net Types, Design of Basic Circuit. Modeling at Dataflow Level: Introduction, Continuous Assignment Structure, Delays and Continuous Assignments Assignment to Vectors, Operators.\r\n\r\nUNIT – III : Behavioral Modeling: I<\/strong>ntroduction, Operations and Assignments, Functional Bifurcation, Initial Construct, Always Construct, Assignments with Delays, Wait Construct, Multiple Always Block, Designs at Behavioral Level, Blocking and Non-Blocking Assignments, The Case Statement, Simulation Flow if an if-Else Constructs, Assign- De-Assign Construct, Repeat Construct, for Loop, the Disable Construct, While Loop, For Ever Loop, Parallel Blocks, Force Release, Construct, Event.\r\n\r\nUNIT – IV : Switch Level Modeling:<\/strong> Basic Transistor Switches, CMOS Switches, Bi Directional Gates, Time Delays with Switch Primitives, Instantiation with Strengths and Delays, Strength Contention with Trireg Nets. System Tasks, Functions and Compiler Directives: Parameters, Path Delays, Module Parameters, System Tasks and Functions, File Based Tasks and Functions, Computer Directives, Hierarchical Access, User Defined Primitives.\r\n\r\n\u00a0UNIT – V :\u00a0 Sequential Circuit Description:<\/strong> Sequential Models \u2013 Feedback Model, Capacitive Model, Implicit Model, Basic Memory Components, Functional Register, Static Machine Coding, Sequential Synthesis. Component Test and Verification: Test Bench-Combinational Circuit Testing, Sequential Circuit Testing, Test Bench Techniques, Design Verification, Assertion Verification\r\n\r\nTEXT BOOKS:<\/strong>\r\n