Syllabus

DLD Syllabus (Digital Logic Design) JNTUH B.Tech 2016-17 (R16)

DLD Syllabus (Digital Logic Design) for JNTUH B.Tech II year I sem is covered here. This gives the details about credits, number of hours and other details along with reference books for the course.

DLD Syllabus (Digital Logic Design) JNTUH R16

B.Tech. II Year I Sem.    L/T/P/C
Course Code: CS304ES   3/0/0/3

Course Objectives:

  • To understand basic number systems, codes and logical gates.
  • To understand the concepts of Boolean algebra.
  • To understand the use of minimization logic to solve the Boolean logic expressions..
  • To understand the design of combinational and sequential circuits.
  • To understand the state reduction methods for Sequential circuits.
  • To understand the basics of various types of memories.

Course Outcomes:

  • Able to understand number systems and codes.
  • Able to solve Boolean expressions using Minimization methods.
  • Able to design the sequential and combinational circuits.
  • Able to apply state reduction methods to solve sequential circuits.

UNIT – I Digital Systems, Binary Numbers, Number base conversions, Octal, Hexadecimal and other
base numbers, complements, signed binary numbers, Floating point number representation,
binary codes, Error detection and correction, binary storage and registers, binary logic,
Boolean algebra and logic gates , Basic theorems and properties of Boolean Algebra,
Boolean functions, canonical and standard forms, Digital Logic Gates.

UNIT – II Gate–Level Minimization, The K-Map Method, Three-Variable Map, Four-Variable Map,
Five-Variable Map , sum of products , product of sums simplification, Don’t care conditions , NAND and NOR implementation and other two level implementations, Exclusive-OR function.

UNIT – III Combinational Circuits (CC), Analysis procedure, Design Procedure, Combinational circuit
for different code converters and other problems, Binary Adder-Subtractor, Decimal Adder, Binary Multiplier, Magnitude Comparator, Decoders, Encoders, Multiplexers, Demultiplexers.

Download iStudy Android App for complete JNTUH syllabus, results, timetables and all other updates. There are no ads and no pdfs and will make your life way easier.

TEXT BOOKS:

  • Digital Design, M. Morris Mano, M.D.Ciletti, 5th edition, Pearson.(Units I, II, III, IV, Part of Unit V)
  • Computer System Architecture, M.Morris Mano, 3rd edition, Pearson.(Part of Unit V)

REFERENCE BOOKS:

  • Switching and Finite Automata Theory, Z. Kohavi, Tata McGraw Hill.
  • Fundamentals of Logic Design, C. H. Roth, L. L. Kinney, 7th edition, Cengage Learning.
  • Fundamentals of Digital Logic & Micro Computer Design, 5TH Edition, M. Rafiquzzaman, John Wiley.

For all other B.Tech 2nd Year 1st Sem syllabus go to JNTUH B.Tech Information Technology 2nd Year 1st Sem Course Structure for (R16) Batch.

All details and yearly new syllabus will be updated here time to time. Subscribe, like us on facebook and follow us on google plus for all updates.

Do share with friends and in case of questions please feel free drop a comment.

Leave a Reply

Your email address will not be published. Required fields are marked *

*

This site uses Akismet to reduce spam. Learn how your comment data is processed.