2nd Year, EEE

EE403PC: Digital Electronics EEE Syllabus for B.Tech 2nd Year 2nd Sem R18 Regulation JNTUH

Digital Electronics detailed syllabus for Electrical & Electronics Engineering (EEE), 2nd Year 2nd Sem R18 regulation has been taken from the JNTUH official website and presented for the B.Tech students affiliated to JNTUH course structure. For Course Code, Subject Names, Theory Lectures, Tutorial, Practical/Drawing, Credits, and other information do visit full semester subjects post given below. We make sure the result links and syllabus uploaded here is latest and up to date, also the syllabus PDF files can also be downloaded from the universities official website.

For Electrical & Electronics Engineering (EEE) 2nd Year 2nd Sem R18 Regulation Scheme, do visit EEE 2nd Year 2nd Sem R18 Scheme. The detailed syllabus for digital electronics is as follows.

Digital Electronics Subject Syllabus for EEE 2nd Year 2nd Sem R18 Regulation

Prerequisite:

For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
Get it on Google Play.

Course Objectives:

  • To learn basic techniques for the design of digital circuits and fundamental concepts used in the design of digital systems.
  • To understand common forms of number representation in digital electronic circuits and to be able to convert between different representations.
  • To implement simple logical operations using combinational logic circuits
  • To design combinational logic circuits, sequential logic circuits.
  • To impart to student the concepts of sequential circuits, enabling them to analyze sequential systems in terms of state machines.
  • To implement synchronous state machines using flip-flops.

Course Outcomes:

At the end of this course, students will demonstrate the ability to

  • Understand working of logic families and logic gates.
  • Design and implement Combinational and Sequential logic circuits.
  • Understand the process of Analog to Digital conversion and Digital to Analog conversion.
  • Be able to use PLDs to implement the given logical problem.

UNIT – I

For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
Get it on Google Play.

UNIT – II

Combinational Digital Circuits: Standard representation for logic functions, K-map representation, and simplification of logic functions using K-map, minimization of logical functions. Don’t care conditions, Multiplexer, De-Multiplexer/Decoders, Adders, Subtractors, BCD arithmetic, carry look ahead adder, serial ladder, ALU, elementary ALU design, popular MSI chips, digital comparator, parity checker/generator, code converters, priority encoders, decoders/drivers for display devices, Q-M method of function realization.

UNIT – III

Sequential Circuits and Systems: A 1-bit memory, the circuit properties of Bi-stable latch, the clocked SR flip flop, J, K, T and D types flip-flops, applications of flip-flops, shift registers, applications of shift registers, serial to parallel converter, parallel to serial converter, ring counter, sequence generator, ripple (Asynchronous) counters, synchronous counters, counters design using flip flops, special counter IC’s, asynchronous sequential counters, applications of counters.

UNIT – IV

For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
Get it on Google Play.

UNIT – V

Semiconductor Memories and Programmable Logic Devices: Memory organization and operation, expanding memory size, classification and characteristics of memories, sequential memory, read only memory (ROM), read and write memory(RAM), content addressable memory (CAM), charge de coupled device memory (CCD), commonly used memory chips, ROM as a PLD, Programmable logic array, Programmable array logic, complex Programmable logic devices (CPLDS), Field Programmable Gate Array (FPGA).

TEXT BOOKS:

  1. R. P. Jain, “Modern Digital Electronics”, McGraw Hill Education, 2009.
  2. M. M. Mano, “Digital logic and Computer design”, Pearson Education India, 2016.

REFERENCE BOOKS:

For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
Get it on Google Play.

For detailed syllabus of all the other subjects of B.Tech 2nd Year Electrical & Electronics Engineering (EEE), visit Electrical & Electronics Engineering (EEE) 2nd Year Syllabus Subjects.

For results of Electrical & Electronics Engineering (EEE) 2nd Year 2nd Sem R18 Regulation, visit EEE 2nd Year 2nd Sem R18 Regulation results direct link.

Leave a Reply

Your email address will not be published. Required fields are marked *

*

This site uses Akismet to reduce spam. Learn how your comment data is processed.