Analog and Digital Electronics Lab detailed syllabus for Computer Science Engineering (CS), 2nd Year 1st Sem R18 regulation has been taken from the JNTUH official website and presented for the B.Tech students affiliated to JNTUH course structure. For Course Code, Subject Names, Theory Lectures, Tutorial, Practical/Drawing, Credits, and other information do visit full semester subjects post given below. We make sure the result links and syllabus uploaded here is latest and up to date, also the syllabus PDF files can also be downloaded from the universities official website.
For Computer Science Engineering (CS) 2nd Year 1st Sem R18 Regulation Scheme, do visit CS 2nd Year 1st Sem R18 Scheme. The detailed syllabus for analog and digital electronics lab is as follows.
Analog and Digital Electronics Lab Subject Syllabus for CS 2nd Year 1st Sem R18 Regulation
Course Objectives:
For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
.
Course Outcomes:
Upon completion of the Course, the students will be able to
- Know the characteristics of various components.
- Understand the utilization of components.
- Design and analyze small signal amplifier circuits.
- Postulates of Boolean algebra and to minimize combinational functions
- Design and analyze combinational and sequential circuits
- Known about the logic families and realization of logic gates.
LIST OF EXPERIMENTS
- Full Wave Rectifier with and without filters
- Common Emitter Amplifier Characteristics
- Common Base Amplifier Characteristics
- Common Source amplifier Characteristics
- Measurement of h-parameters of transistor in CB, CE, CC configurations
- Input and Output characteristics of FET in CS configuration
- Realization of Boolean Expressions using Gates
- Design and realization logic gates using universal gates
- generation of clock using NAND / NOR gates
- Design a 4 – bit Adder / Subtractor
- Design and realization a Synchronous and Asynchronous counter using flip-flops
- Realization of logic gates using DTL, TTL, ECL, etc.
For detailed syllabus of all the other subjects of B.Tech 2nd Year Computer Science Engineering (CS), visit Computer Science Engineering (CS) 2nd Year Syllabus Subjects.
For results of Computer Science Engineering (CS) 2nd Year 1st Sem R18 Regulation, visit CS 2nd Year 1st Sem R18 Regulation results direct link.