CS304PC: Computer Organization and Architecture CS Syllabus for B.Tech 2nd Year 1st Sem R18 Regulation JNTUH

Computer Organization and Architecture detailed syllabus for Computer Science Engineering (CS), 2nd Year 1st Sem R18 regulation has been taken from the JNTUH official website and presented for the B.Tech students affiliated to JNTUH course structure. For Course Code, Subject Names, Theory Lectures, Tutorial, Practical/Drawing, Credits, and other information do visit full semester subjects post given below. We make sure the result links and syllabus uploaded here is latest and up to date, also the syllabus PDF files can also be downloaded from the universities official website.

For Computer Science Engineering (CS) 2nd Year 1st Sem R18 Regulation Scheme, do visit CS 2nd Year 1st Sem R18 Scheme. The detailed syllabus for computer organization and architecture is as follows.

Computer Organization and Architecture Subject Syllabus for CS 2nd Year 1st Sem R18 Regulation

Co-requisite:

For the complete Syllabus, results, class timetable, and many other features kindly download the iStudy App
It is a lightweight, easy to use, no images, and no pdf platform to make students’s lives easier.
.

Course Objectives:

The purpose of the course is to introduce principles of computer organization and the basic architectural concepts.
It begins with basic organization, design, and programming of a simple digital computer and introduces simple register transfer language to specify various computer operations.
Topics include computer arithmetic, instruction set design, microprogrammed control unit, pipelining and vector processing, memory organization and I/O systems, and multiprocessors

Course Outcomes:

Understand the basics of instructions sets and their impact on processor design.
Demonstrate an understanding of the design of the functional units of a digital computer system.
Evaluate cost performance and design trade-offs in designing and constructing a computer processor including memory.
Design a pipeline for consistent execution of instructions with minimum hazards.
Recognize and manipulate representations of numbers stored in digital computers

UNIT – I

UNIT – II

Microprogrammed Control: Control memory, Address sequencing, micro program example, design of control unit.
Central Processing Unit: General Register Organization, Instruction Formats, Addressing modes, Data Transfer and Manipulation, Program Control.

UNIT – III

Data Representation: Data types, Complements, Fixed Point Representation, Floating Point Representation.
Computer Arithmetic: Addition and subtraction, multiplication Algorithms, Division Algorithms, Floating – point Arithmetic operations. Decimal Arithmetic unit, Decimal Arithmetic operations.

UNIT – IV

UNIT – V

Reduced Instruction Set Computer: CISC Characteristics, RISC Characteristics.
Pipeline and Vector Processing: Parallel Processing, Pipelining, Arithmetic Pipeline, Instruction Pipeline, RISC Pipeline, Vector Processing, Array Processor.
Multi Processors: Characteristics of Multiprocessors, Interconnection Structures, Interprocessor arbitration, Interprocessor communication and synchronization, Cache Coherence.

TEXT BOOK:

Computer System Architecture – M. Moris Mano, Third Edition, Pearson/PHI.

REFERENCES:

For detailed syllabus of all the other subjects of B.Tech 2nd Year Computer Science Engineering (CS), visit Computer Science Engineering (CS) 2nd Year Syllabus Subjects.

For results of Computer Science Engineering (CS) 2nd Year 1st Sem R18 Regulation, visit CS 2nd Year 1st Sem R18 Regulation results direct link.

InI JNTUH